(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date 3 June 2010 (03.06.2010)

(10) International Publication Number WO 2010/062644 A2

- (51) International Patent Classification: H01L 21/20 (2006.01) B82B 3/00 (2006.01)
- (21) International Application Number:

PCT/US2009/062356

(22) International Filing Date:

28 October 2009 (28.10.2009)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

61/108,979 28 October 2008 (28.10.2008) US 61/183,726 3 June 2009 (03.06.2009) US

- (71) Applicant (for all designated States except US): THE REGENTS OF THE UNIVERSITY OF CALIFORNIA [US/US]; 1111 Franklin Street, Oakland, CA 94607-5200 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): WANG, Deli [CN/US]; 7307 Primrose Lane, San Diego, CA 92129 (US). SOCI, Cesare [IT/US]; 4060 Porte La Paz, Unit 32, San Diego, CA 92122 (US). BAO, Xinyu [CN/US]; 7015 Charmant Drive, Apt. 191, San Diego, CA 92122

- (US). **WEI, Wei** [CN/US]; One Miramar Street, La Jolla, CA 92092 (US). **JING, Yi** [CN/US]; 9450 Gilman Drive, #40038, La Jolla, CA 92092 (US). **SUN, Ke** [CN/US]; 5091 Coral Sand Terrace, San Diego, CA 92117 (US).
- (74) Agent: FALLON, Steven, P.; Greer, Burns & Crain, Ltd., 300 S. Wacker Drive - Suite 2500, Chicago, IL 60606 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE,

[Continued on next page]

(54) Title: VERTICAL GROUP III-V NANOWIRES ON SI, HETEROSTRUCTURES, FLEXIBLE ARRAYS AND FABRICATION




FIG. 1

(57) Abstract: Embodiments of the invention provide a method for direct heteroepitaxial growth of vertical III-V semiconductor nanowires on a silicon substrate. The silicon substrate is etched to substantially completely remove native oxide. It is promptly placed in a reaction chamber. The substrate is heated and maintained at a growth temperature. Group III-V precursors are flowed for a growth time. Preferred embodiment vertical Group III-V nanowires on silicon have a core-shell structure, which provides a radial homojunction or heterojunction. A doped nanowire core is surrounded by a shell with complementary doping. Such can provide high optical absorption due to the long optical path in the axial direction of the vertical nanowires, while reducing considerably the distance over which carriers must diffuse before being collected in the radial direction. Alloy composition can also be varied. Radial and axial homojunctions and heterojunctions can be realized. Embodiments provide for flexible Group III-V nanowire structures. An array of Group III-V nanowire structures is embedded in polymer. A fabrication method forms the vertical nanowires on a substrate, e.g., a silicon substrate. Preferably, the nanowires are formed by the preferred methods for fabrication of Group III-V nanowires on silicon. Devices can be formed with core/shell and core/multi-shell nanowires and the devices are released from the substrate upon which the nanowires were formed to create a flexible structure that includes an array of vertical nanowires embedded in polymer.



ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, Published: MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

without international search report and to be republished upon receipt of that report (Rule 48.2(g))

VERTICAL GROUP III-V NANOWIRES ON SI, HETEROSTRUCTURES, FLEXIBLE ARRAYS AND FABRICATION

STATEMENT OF GOVERNMENT INTEREST

This invention was made with government support under grant no. DE-FG36-08GO18016 awarded by Department of Energy and under grant no. ECS0506902 awarded by the National Science Foundation. The government has certain rights in the invention.

10

15

20

25

5

REFERENCE TO RELATED APPLICATIONS AND PRIORITY CLAIM

This application claims priority under 35 U.S.C. §119 and all other applicable statutes and treaties from prior U.S. provisional application serial number 61/108,979, filed on October 28, 2008 and from prior U.S. provisional application serial number 61/183,726, filed on June 3, 2009.

FIELD

A field of the invention is integrated Group III-V (arsenide, phosphide, nitride, heterostructures, homostructures and alloys) and silicon devices and fabrications. Example applications of integrated Group III-V/silicon devices of the invention include nanowire-based solar cells, light-emitting diodes (LEDs), lasers, photodetectors and sensors, field-effect transistors (FETs), spintronic transistors, tunneling transistors, memory and logic devices, electrochemical cells. Example applications of flexible nanowire-polymer structures of the invention include nanowire-based light weight flexible/stretchable solar cells (solar tent, curtain, cloth, etc.), light-emitting diodes (LEDs) and display/lighting, lasers, photodetectors and sensors or artificial retinas.

BACKGROUND

Group III–V compound semiconductors have intrinsically higher mobilities and other properties that are superior to silicon for particular functions, particularly optoelectronic functions as one example. Silicon remains the industry standard for the electronics industry standard, however, because the Group III-V materials are higher cost, involve more complex fabrication and are not as widely available as silicon.

5

10

15

20

25

A monolithic combination of Group III-V materials and silicon materials holds promise to provide the advantages of both material systems. Accordingly, research has turned toward the monolithic integration of Group III-V semiconductors with silicon. The different material systems have incompatibilities that make the integration less than straightforward.

Lattice and thermal expansion mismatch between the Group III-V semiconductors and silicon is one hurdle to overcome in the monolithic integration of the two material systems. Vertical structures address this difficulty by minimizing that contact area between the materials. A vertical Group III-V nanowire formed on a silicon layer, for example, has a very small contact area as compared to a planar integration typical in semiconductor fabrications where planar layers successively formed and patterned. The small contact area of a vertical structure minimizes the lattice and thermal expansion mismatch inherent to the different material systems.

Achieving the goal of forming vertical Group III-V structures on silicon has generally been accomplished with catalysts. Typically, a metal catalyst is used. For example, Au-catalyzed III-V nanowire growth on silicon via the vapor-liquid-solid mechanism has been proposed for Group III-V vertical nanowire growth on silicon. See, e.g., Martensson, T.;Svensson, C. P. T.;Wacaser, B. A.;Larsson, M. W.;Seifert, W.;Deppert, K.;Gustafsson, A.;Wallenberg, L. R.; and Samuelson, L., "Epitaxial III-V Nanowires on Silicon," Nano Letters, 2004. 4(10): p. 1987-1990; Bakkers, E. P. A. M.;Borgstrom, M. T.;

and Verheijen, M. A., "Epitaxial Growth of III-V Nanowires on Group IV Substrates," Mrs Bulletin, 2007. 32(2): p. 117-122; Bao, X.-Y.;Soci, C.;Susac, D.;Bratvold, J.;Aplin, D. P. R.;Wei, W.;Chen, C.-Y.;Dayeh, S. A.;Kavanagh, K. L.; and Wang, D., "Heteroepitaxial Growth of Vertical GaAs Nanowires on Si (111) Substrates by Metal-Organic Chemical Vapor Deposition,". Nano Lett., 2008. 8(11): p. 3755-3760 The nanowires formed by the Au catalyzed method exhibit large islands at their base. The Au is also known to incorporated into the nanowire itself. The presence of Au additionally can cause unwanted deep level traps in the silicon layer upon which the nanowires are formed.

5

10

15

20

25

A recently proposed method is growth with a self-assembled organic coating or SiO₂ template mask. See, Tomioka, K.;Motohisa, J.;Hara, S.; and Fukui, T., "Control of InAs Nanowire Growth Directions on Si," Nano Letters, 2008. 8(10): p. 3475-3480. This method requires an extra material coating and high temperature baking steps. Self-catalyzed growth of III-V nanowires on silicon is a simpler technique, but reported methods do not provide control over the orientation of the nanowires that form. See, Mattila, M.;Hakkarainen, T.;Lipsanen, H.;Jiang, H.; and Kauppinen, E. I., "Catalyst-Free Growth of In(As)P Nanowires on Silicon," Applied Physics Letters, 2006. 89(6): p. 3; Jabeen, F.;Grillo, V.;Rubini, S.; and Martelli, F., "Self-catalyzed growth of GaAs nanowires on cleaved Si by molecular beam epitaxy," Nanotechnology, 2008. 19(27): p. 275711.

SUMMARY OF THE INVENTION

Embodiments of the invention provide a method for direct heteroepitaxial growth of vertical III-V semiconductor nanowires on a silicon substrate. The silicon substrate is etched to substantially completely remove native oxide. It is promptly placed in a reaction chamber. The substrate is heated and maintained at a growth temperature. Group III-V precursors are flowed for a growth time. A vertical nanowire structure of the invention is an array of non-

tapered Group III-V nanowires directly contacting a silicon substrate having substantially no non-vertical nanowires. Preferred embodiment vertical Group III-V nanowires on silicon have a core-shell structure, which provides a radial homojunction or heterojunction. A doped nanowire core is surrounded by a shell with complementary doping. Doping of the nanowire core and shell can be realized in-situ during respective growth of the core and shell. Alloy composition can also be varied. Radial and axial homojunctions and heterojunctions can be realized. Such can provide high optical absorption due to the long optical path in the axial direction of the vertical nanowires, while reducing considerably the distance over which carriers must diffuse before being collected in the radial direction.

Embodiments provide for flexible Group III-V nanowire structures. An array of Group III-V nanowire structures is embedded in polymer. A fabrication method forms the vertical nanowires on a substrate, e.g., a silicon substrate. Preferably, the nanowires are formed by the preferred methods for fabrication of Group III-V nanowires on silicon. Devices can be formed with core/shell and core/multi-shell nanowires and the devices are released from the substrate upon which the nanowires were formed to create a flexible structure that includes an array of vertical nanowires embedded in polymer.

20

25

5

10

15

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic partial cross section and perspective view of a core-shell, radial p-n junction vertical nanowire photovoltaic cell of the invention;

FIGs. 2A-2B are SEM images of InAs vertical semiconductor nanowires of the invention;

FIGs. 2C and 2D are SEM images of InAs nanowires (45° view angle) grown silicon substrates after etching followed by re-oxidization for 24 hours and 130 hours, respectively;

FIGs. 2E-H are SEM images of InAs/InGaAs/GaAs/InGaP core/multi-shell nanowires grown on silicon substrates;

- FIG. 3 is a schematic diagram of a preferred embodiment photoelectrochemical cell;
- FIG. 4 is a schematic diagram of an experimental photovoltaic cell in which InAs nanowires formed directly on a silicon substrate were embedded in a polymer;

5

10

15

20

25

- FIG. 5A is a schematic diagram of an example embodiment vertical FET transistor with a surrounding gate and gate oxide structure;
- FIG. 5B shows an axial segmented core that can be used to form a tunneling transistor;
- FIG. 5C shows another core that can be used in a high electron mobility transistor with the basic structure of FIG. 5A; and
- FIGs. 6A and 6B are a schematic diagrams of an example embodiment vertical transistor array integration to CMOS based upon vertical nanowire FETs such as shown in FIGs. 5A-5C.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the invention provide for the direct epitaxial ground of Group III-V semiconductors on silicon with fewer processing steps than typical past methods, which keeps the silicon relatively uncontaminated but consistently produces vertical nanowire growth. Preferred methods of the invention provide vertical epitaxial growth of III-V nanowires on a silicon substrate over a large area using Metal-Organic Chemical Vapor Deposition (MOCVD). No pre-deposited material (e.g., metal catalyst, oxide template) is required to accomplish the nanowire growth in accordance with the invention, which significantly simplifies the growth process and eliminates undesirable effects associated with such steps. The invention provides reliable methods that are the basis for low-cost, high-volume fabrication. Methods of the invention allow direct integration of

functional III-V-nanowire structures into Si-based microelectronics/photonics. This enables fabrication of devices that combine underexploited III-V semiconductor capabilities with mature silicon technology.

5

10

15

20

25

Semiconductor nanowires of the invention have many applications. Semiconductor nanowires are building blocks for various electronic and photonic devices, including field-effect transistors, nanolasers, light-emitting diodes, photodetectors and energy harvesting devices. Vertically aligned semiconductor nanowire arrays are of particular interest for optoelectronic devices such as photovoltaic cells and photodectors due to their potential to high efficiency because of the enhanced light absorption, improved carrier collection efficiency, reduced optical reflectance, and elongated diffusion length and lifetime for minority carriers compared to conventional thin film devices. Vertically aligned nanowire arrays provide confinement of photons, allowing high efficiency light emitting diodes, waveguiding and lasing. Vertically aligned nanowire arrays electrical carrier confinement and high carrier mobility, enabling high speed transistor devices and circuits.

Preferred embodiment vertical Group III-V nanowires on silicon have a core-shell structure, which provides a radial homojunction or heterojunction. A doped nanowire core is surrounded by a shell or multiple shells with complementary doping and/or a shell or multiple shells with different alloy compositions. Such can provide high optical absorption due to the long optical path in the axial direction of the vertical nanowires and the light concentration due to the contrast in the refractive indices of the nanowire materials with surrounding dielectric materials, while reducing considerably the distance over which carriers must diffuse before being collected in the radial direction. Additionally or alternatively, alloy composition can be varied in the axial direction in the core or any of the shell layers. The core shell structures can also provide photon confinements and waveguiding along the nanowires, which can amplify the optical power allowing lasing action. Such structures can also provide electron/hole

confinement and high carrier mobilities, which can form 2D free electron gases in 1D cylindrical geometry.

Embodiments of the invention provide a photodiode configuration with heterojunctions formed by direct integration of vertically aligned nanowire arrays on a silicon substrate. Tuning the alloy composition of III-V compound nanowires permits the bandgap of the heterojunction photodiodes to be tuned, which enables broadband photovoltaic cells and photodectors, as well as opens up opportunities for direct integration of broad band photodectors into CMOS technology. Moreover, the high quality heteroepitaxy of III-V nanowires on Si substrates enables the experimental study of fundamental properties (such as band structure, and current transport) of III-V/Si heterojunctions otherwise not readily available.

5

10

15

20

25

Embodiments of the invention provide photovoltaic devices, and methods to fabricate photovoltaic devices. In the photovoltaic devices, semiconductor nanowires with heterojunction photodiode structures achieve significant device performance gains, e.g., >50% energy conversion efficiency and UV to IR spectral response. In a preferred embodiment, the heterojunctions use a coaxial or core-shell configuration, i.e., a doped nanowire core surrounded by a shell of complementary doping, with tandem solar cells structures or with multiple quantum wells and superlattice structures being incorporated between the p-type and n-type regions in certain embodiments. This geometry enables high optical absorption along the long axis of the nanowires while considerably reducing carrier collection distance in the radial direction. In another embodiment, the heterojunctions are formed by direct epitaxial growth of vertically aligned III-V semiconductor nanowire arrays on their substrate, particularly on Si wafer which allows integration of functional III-V-nanowire structures (active devices or energy sources) with CMOS technology. The heterojunction bandstructure therein can be engineered by tuning the III-V alloy composition of the nanowires. For example, heterojunction photodiode devices formed by InAs nanowire arrays on

Si substrate have been operated in photovoltaic mode and found to exhibit a visible-to-infrared photocurrent excitation profile. Further, for the combined advantages of enhanced energy conversion and broad spectral response, the devices with core/shell, invention provides core/multi-shell heterostructures, e.g., n-InP/(AlInGaP/InP)n/p-InP, fabricated from nanowire arrays grown epitaxially on Si substrate. Preferred fabrication methods include embedding the nanowire arrays in polymer matrices (PI, PMGI, spin-on-glass, PDMS, etc) and application of transparent conductors (ITO, ZnO, NiO, etc) as top electrical contacts. In other embodiments, nanowire semiconductor devices are implemented as high efficiency light emitting diode or nanolasers that serve light sources for Si photonics or intrachip optical communication. embodiments, nanowire semiconductor devices are implemented as high efficiency photoelectrochemical cells to break down water and CO₂ (for hydrogen generation and CO₂ conversion to fuel, respectively).

5

10

15

20

25

Embodiments of the invention provide flexible polymer-Group III-V nanowire structures. A formation method of the invention forms a vertical nanowire array on a silicon substrate. Polymer is spun on to surround the nanowires. Tips of the nanowires can extend beyond the polymer, and electrodes, such as transparent electrodes can contact the nanowires. The silicon substrate is released from the nanowires to leave a flexible polymer-nanowire structures. Such flexible polymer-nanowire structures have example applications including nanowire-based light weight flexible/stretchable solar cells (solar tent, curtain, cloth, etc.), light-emitting diodes (LEDs) and display/lighting, lasers, photodetectors and sensors or artificial retinas..

Embodiments of the invention provide nanowire photoelectrochemical cells that can directly dissociate water into hydrogen and oxygen. The nanowire arrays allows improved light absorption efficiency, reduced angular dependence, improved electron/hole separation efficiency, separated electron and hole pathway for collection to provide increased charge collection

efficiency compared to planar designs. Other benefits compared to planar designs include separated light absorption and charge transport pathway and reduced charge recombination, enhanced catalytic efficiency, improved surface area, and enhanced gas effusion efficiency, etc. Preferred embodiments have a superlattice of multiple quantum well structures in nanowire core/shell/shell structures, which enhances light absorption and solar harvesting to also improve the water splitting efficiency of the cells. Example materials for a core/shell/shell quantum well structure include n-GaAs/i-GaAs/p-GaAs. Photoelectrochemical cells of the invention have application in the hydrogen industry, hydrogen automobiles, and fuel cells, for example.

5

10

15

20

25

In other embodiments, core-shell nanowire semiconductor devices are implemented as high electron mobility transistors (HEMT). The formation of a nanowire heterostructure along the co-axial direction (radial direction) with a delta-doping layer or interface piezoelectrical effect leads to the formation of 2D free electron gas in the 1D cylindrical geometry by separating dopants with the free carriers. The bottom contacts are directly integrated to Si CMOS and top and gate contacts are fabricated by lithographical patterning and deposition.

Preferred embodiments of the invention will now be discussed with respect to the drawings. The drawings may include schematic representations, which will be understood by artisans in view of the general knowledge in the art and the description that follows. Features may be exaggerated in the drawings for emphasis, and features may not be to scale.

An example method of the invention prepares a silicon substrate to remove native SiO₂. This can be accomplished by etching with a buffered oxide etcher such as HF. The etching is conducted to completely or substantially completely remove native SiO₂ on the surface of the silicon substrate. The etching process with HF is self-limiting as HF will not etch Silicon but will etch the native SiO₂. In preferred embodiments, the silicon substrate is a Si(111) wafer. After completion of the etching, the silicon substrate is rinsed to remove any reside of

the etching process, and then is dried. DI (de-ionized) water rinsing and N_2 drying are preferred for these steps. The silicon substrate is then promptly placed into a reaction chamber prior to any substantial re-oxidation of the silicon surface. The etching removes the native oxide and forms a hydrogen terminated clean surface. This provides the atomic clean surface during the growth for island nucleation. Any unetched or reformed oxides competing with the nucleation center that is necessary to form non-vertical nanowire growth.

5

10

15

20

25

The substrate is heated to a growth temperature and a state of thermal equilibrium. For example, the substrate is heated to 500-750°C or directly heated to and maintained at a growth temperature (400-650C). Group II-IV nanowire growth is then conducted. Specifically, Group III-V precursors are introduced with carrier gas into the reaction chamber having the silicon substrate to establish a total flow rate of the Group III-V precursors, each with a respectively chosen molar fraction. The reaction chamber is kept at a substantially constant chamber pressure during growth. Vertical nanowires form during growth, which is allowed to proceed for a predetermined growth time. The length of time determines the length of nanowires formed. The length of nanowire is proportional to the growth time. Nanowires continue to form to a length beyond which is typically useful. The minimum growth time is the nucleation time which the materials gather together before the nanowire can grow (usually a few seconds or less).

The Group III precursor flow is then stopped while the flow of the Group V precursor is maintained for a period while the reactor cools. In experiments, InAs were formed. Other III-V nanowires, e.g., $Al_xIn_yGa_{(1-x-y)}As_zP_{(1-z)}$ allowed, can be grown by the same method. Other preferred nanowires of the invention are GaAs nanowires, and preferred methods of the invention form GaAs nanowires directly on silicon. A preferred temperature range for growth is about 350C to 750C.

Preferably, the reactor includes a temperature-controlled holder for mounting a silicon substrate in thermal contact with the holder and a showerhead located in the vicinity of the substrate holder. Preferred precursors are AsH₃ (arsine) and TMI (trimethyl-indium - (CH₃)₃In), a preferred carrier gas is H₂, and a preferred substrate is a (111) oriented Si wafer. The reactor is preferably a Metal-Organic Chemical Vapor Deposition (MOCVD) system equipped with a showerhead that is a Close-Coupled Showerhead. Preferably, before loading into the reactor chamber, the Si substrate is subject to treatment comprising consecutively: etching using diluted Buffered Oxide Etch (BOE : $H_20 = 6$: 1) for 30 seconds to remove the native oxide; rinsing in DI water for about 15 seconds; and drying by N₂ blow-drying. Preferably, the total flow rate is 20 liters/min, the AsH₃ and TMI molar fractions are 2 x10⁻⁴ and 2 x 10⁻⁶, respectively; and the chamber pressure 100 Torr. Preferably, the growth temperature is in the range of about 400-650°C, the growth time is about 5 minutes and the cool-down temperature is about 250°C. Preferred embodiment vertical Group III-V nanowires on silicon have a uniform structure (such as InAs) or are doped with dilute magnetic metal, such as Mn, Co, Fe, Ni. Such doping can provide spin transport, injection, detection for spintronics (spin transistors, light emitting diodes, photodetectors, memory and logic).

5

10

15

20

25

The doping and/or alloy composition can also be varied in the axial direction during formation of the nanowire itself or one or more shell layers. Preferred embodiment vertical Group III-V nanowires on silicon have an axial segmental structure, which provides a axail homojunction or heterojunction. Variation of complementary doping and alloy composition along the axial direction can be constructed in a way to allow carrier (electron/hole) tunneling along the axial junction (tunneling field effect transistors, memory and logic).

The homojunction and heterojunction structures and small dimension of semiconductor nanowires allow additional lattice strain relax and facilitate high quality and sharp interfaces. By varying the alloy composition, a

tunneling junction is formed along the nanowire axial direction and the tunneling barrier is modified by the surrounded gate. Examples of this preferred embodiment vertical nanowire heterostructures are InAs/GaSb, InGaAs/GaSb/InGaAs, and InGaAs/AlGaSb/InGaAs. Preferred embodiments have a very narrow (Al)GaSb segment, defined during growth. Preferred embodiment vertical nanowire tunneling transistors allow high speed device, circuit, and computing/logic, low voltage and low power consumption, direct integration to CMOS, and high density integration to Si.

5

10

15

20

25

After completion of the initial Group III-V nanowires, core-shell structures can be formed by normal Group III-V growth to form a layer or multiple layer coatings on the nanowires that were formed directly upon the silicon substrate. In methods of the invention growth of nanowires of a first Group III-V material (e.g., InAs) is first conducted and then the nanowires are consequently coated of another Group III-V material layer of a different material or a different Doping is achieved in-situ during growth of the nanowire core or any subsequent layers that form shell layers. In-situ doping can be accomplished for example, p-type doping realized using in-situ doping during the growth by flowing Zn or Mg sources. The subsequent layer or layers grown after the nanowire form a shell or shell around the core that is the nanowire. Example embodiments layerAl_xIn_yGa_(1-x-y)As_zP_(1-z) shell and shells which are intrinsic, p-doped (Zn), or ndoped (Si), along the radial direction or axial direction of nanowire growth Such core-shell nanowires have applications including but not limited, light emitting diodes, lasers, biosensors, photodetectors, transistors, electron emitters, solar cells, etc.

FIG. 1 is a schematic partial cross section and perspective view of a core-shell, radial p-n junction vertical nanowire photovoltaic cell 10 of the invention. Light 11 is incident on the top surface of the cell, which is a transparent electrode coating 12, e.g., indium tin oxide (ITO). N-type vertical nanowires 14 form cores and a p-type shell 16 forms a p-n junction. Metal contacts are put

separately on *p*- and *n*-type materials. Additional shell layers can be used to incorporate multiple quantum well and superlattice structures between the p-type and n-type regions of a p/n or p-i-n core/shell or core/multi-shell junctions (which promise enhanced light absorption of sub-bandgap photons without losing the V_{oc}, and being predicted theoretically of energy conversion efficiencies in excess of 60% for the have intermediate band solar cells). A sensor 18, for example, can provide photodetection or the cell can be used to convert light into electrical energy. A top contact 20 and bottom electrode 22 (part of silicon substrate 24) are illustrated as being formed on a silicon substrate 24. The Si substrate 24 is n-type, so the p-type shell 16 will form a p-n junction blocking the majority electrons from the electrode 22/substrate 24 to shell. The Si 24 acts as the bottom electrode. During the growth, the n-type III-V material 14 will also coat on the Si substrate as a poor quality film, but the silicon substrate 24 is used as the bottom electrode 22.

5

10

15

20

25

The core-shell structure can provide a radial homojunction or heterojunction. A doped nanowire core is surrounded by a shell or mutlple shell with complementary doping, or a nanowire core and a/multiple shells consist of alloy III-V semiconductors with different compositions. Such sructures can provide for the separation of carriers (electron or holes) from the dopants or piezoelectric interface of the heterojunction, which lead to high carrier mobilities (field effect transistors and HEMT – high electron mobility transistors, memory and logic). The core-shell structure with a radial homojunction or heterojunction has a doped nanowire core that is surrounded by a shell or multiple shells with complementary doping, or a nanowire core and a/multiple shells consist of alloy III-V semiconductor with different compositions. Such heterojunction and homojunction nanowire structures can provide high optical absorption due to the long optical path in the axial direction of the vertical nanowires, while reducing considerably the distance over which carriers must diffuse before being collected the radial direction, which enables high efficiency light detection

(photodetectors and arrays) and light to electricity conversion/collection (solar cells). Such can also provide large surface area for catalytic reaction, while having small surface curvature from which solid surface gas desorption is increased (photoelectrochemical cells). Such can also provide waveguiding of light inside the semiconductor gain media (light emitting diodes or laser diodes).

5

10

15

20

25

In core-shell nanowires specifically for a solar cell, the axial and radial heterostructures 14, 16 can be in tandem cell or superlattice structures. In a particular device fabrication, the nanowire arrays are embedded in polymer matrices, such as PI, PMGI, SOG (spin-on-glass), PDMS, etc. The polymers are formed such as by spin-coating after nanowire and shell growth.. After formation of the polymer to embed the nanowires, photolithography, etching, and deposition steps are conducted to form top electrical contacts. The top contacts are preferably formed of transparent conductors, such as ITO, ZnO, NiO, etc. After formation of the top contacts, the silicon substrate can also be released/removed to leave a preferred flexible nanowire-polymer structure that also has many applications as discussed above.

Nanowire and polymer structures of the invention are the basis for flexible/stretchable light weight electronic and optoelectronic devices. Fabrication is achieved by transferring vertical semiconductor nanowires into polymers, such as polyimide (PI, PMGI), polysilicone (PDMS – polydimethoxysilane), PMMA (polymethyl methacrylate), etc. In a preferred method of fabrication, vertical nanowires are grown using MOCVD. Preferably, the nanowires are fabricated as described above directly on a silicon substrate. However, other methods of fabrication on other substrates can also be used.

After the formation of vertical nanowires in a desired device structure (solar cells, photodetectors, or light emitting diodes, etc.), the nanowires are embedded in a thin layer of polymer, e.g., a few microns thick depending on the height of nanowires. To aid release a sacrificial layer of water soluble polymer may be applied prior to the polymer embedding layer. The polymer layer can be

formed to leaving a small nanowire tip to be exposed. Nanowire tips can also be exposed by etching methods. Metal contacts to the nanowires (and nanowire shell(s) can be made via deposition or lithographical definition of patterns followed by metal deposition. Subsequent to the formation of device contact layers, which can form circuit interconnect patterns, for example, a thicker polymer layer can be formed as a protective or handling layer e.g., on the order of zero to a few ten/hundred/thousand microns).

5

10

15

20

25

The substrate, e.g., Si substrate on which the vertical nanowires were original formed is released such as by peeling the polymer/nanowire composite off. This exposes the backside of the polymer structure for formation of device contacts, etc. For example, transparent or semitransparent electrode contacts can be formed on the backside. Example materials include ITO, ZnO, NiO, etc. transparent conducting oxides or very thin metal layers. The electrodes on the top and back side can be patterned array/stripes, in a crossbar geometry or in complex circuit interconnect patterns. The nanowire devices embedded in the flexible polymer can form pixels, for example, for LED arrays/displays, photodetection arrays/image sensor and artificial retinas, for example.

Artisans will recognize many additional applications of the invention and the preferred embodiments. The nanowire arrays, core/shell/multi-shell wires, and radial and homojunction nanowires provide the basic structure for many additional applications of the invention. Example applications include vertical transistors, surrounding gate transistors, core/shell nanowire high electron mobility transistors, axial heterostructure tunneling transistors, verrtical nanowire light emitting diodes, for general lighting, or if patterned, for display, vertical nanowirelasers, for bios sensing, micro-projector, etc. Vertical nanowire photodetector array, and if patterned, for image sensing Nanowire device (different embedding and transfer fabrication layers) flexible/stretchable light weight devices, Flexible light weight solar cells, for cloth, curtain, tent, umbrella, bags, roof, etc. Flexiable, light weight photodetectors, if

patterned, for imaging, sensing, artificial retina, medical imaging, etc Flexible light weight LEDs for display (patterned), lighting, decoration, etc.

Experimental Nanowires

5

10

15

20

25

Embodiments of the invention have been demonstrated in experiments for vertical epitaxial growth of InAs nanowires on Si (111) substrate. The experiments demonstrated that the invention can be generally implemented for III-V semiconductors on oriented Si wafers. FIGs. 2A-2B are SEM images of InAs vertical semiconductor nanowires of the invention formed according to the preferred example method. If substantial re-oxidation is permitted prior to the formation of the nanowires, then non-vertical growth and islands occur, as shown in FIGs. 2C and 2D. In FIG. 2C InAs nanowires grown were formed after permitting on the re-oxidization of the substrate for 24 hours and in FIG. 2D for 130 hours. In the FIG. 2C example many non-vertical nanowires form and some islands are apparent. In FIG. 2D, almost all growth is non-vertical and many islands are apparent. Core/shell and core/multi shell nanowire structures were also formed with different alloy compositions in the core and shells. FIGs. 2E-H are SEM images of InAs/InGaAs/GaAs/InGaP core/multi-shell nanowires grown on silicon substrates.

In particular method used in the experiments, commercially available p-type Si (111) wafers were diced and cleaned. The substrate was etched using diluted Buffered Oxide Etch (BOE : $H_20 = 6$: 1) for 30 seconds to remove the native oxide followed by rinse in DI water for about 15 seconds and N_2 blowdrying. The samples were then loaded to a close-coupled showerhead MOCVD system (Thomas Swan Scientific Equipment, Ltd.) using AsH₃ (arsine) and TMI (trimethyl-indium) precursors in H_2 carrier gas (total flow rate of 20 liters/min) at 100 Torr chamber pressure. The substrates were heated up and stabilized at the growth temperature of about 400-650°C. The growth was initiated by simultaneous introduction of AsH₃ and TMI to the reactor chamber with molar

fraction of 2×10^{-4} and 2×10^{-6} , respectively. The growth time was for 5 minutes and the reactor was cooled down to 250° C in AsH₃ flow to suppress potential decomposition of the InAs nanowires. Transmission Electron Microscopy (TEM) images of the InAs nanowires showed nanowires that were very uniform in diameter with a lot of striped contrasts, which are caused by the twin planes and stacking faults. The electron diffraction patterns revealed that the nanowires are zinc blende single crystal structure and the growth is along a <111> direction normal to the Si (111) substrate. The zinc blende structure with twins and stacking faults is all over the nanowire as well as the tip. No group III metal droplet was observed on the nanowire tip, in contrast to the self-catalyzed growth of GaAs nanowires as described in Jabeen, F.;Grillo, V.;Rubini, S.; and Martelli, F., "Self-Catalyzed Growth of GaAs Nanowires on Cleaved Si by Molecular Beam Epitaxy. Nanotechnology, 2008. 19(27): p. 275711.

5

10

15

20

25

The uniform morphology and crystal structure of the InAs nanowires is similar to that grown using the organic coating and selective area method. However, we believe that, despite the difference in the nucleation step, the nanowires, once nucleated, grow preferentially on <111> direction due to the growth on lateral <110> directions are inhibited. No large base islands were found at the area surrounding the nanowire root, which is clearly different from that typically found at the base of nanowires grown with Au catalysts. The growth nucleation mechanism is not entirely clear at this point, however, we believe most likely it is due to formation of self-assembled InAs islands, confined by the nonuniform oxide surface on Si, which nucleate nanowire growth from the clean Si surface. Native oxide can quickly reform during the handling and transfer of wafer to the growth chamber after etching process. The uniformity of nanowires and the absence of the catalyst particles on the tips suggest a catalyst free growth mechanism, since the diminishment and eventually disappearance of the catalysts will result in tapered nanowires with sharp tips. Besides simplifying the fabrication process, catalyst-free nanowire synthesis should also benefit device

performance since Au, a catalyst most commonly used for nanowire growth, is known to incorporate into nanowires during growth and cause deep level traps in semiconductors.

In the experiments, the InAs nanowires grow vertically with a high density on substrates etched for more than 30 s, and islands and non-vertical growth are very rarely seen over a very large area, as seen in FIG. 2A and 2B, which is a representative high magnification SEM image of the nanowires, revealing straight and uniform in diameter nanowires with a clear base and no measurable tapering. The nanowires have a hexagonal cross-section. The majority of InAs nanowires have a diameter around 40 nm, but other sizes were observed in the range of 30 to 80 nm.

Nanowire growth on the substrates with different amounts of regrowth of native oxide after etching was studied. In these experiments, the silicon substrates were etched and exposed to humid air (~85% relative humidity) for 1 hour, 12 hours, 24 hours, and 130 hours, respectively. From the experiments, it is evident that islands and non-vertical nanowires grow on substrates that are exposed to air for longer than 1 hour. The island and non-vertical nanowire growth on the substrates continues to increase with increasing re-oxidation time. As seen in FIG. 2C, non-vertical growth and island formation is substantial after 24 hours and the majority of nanowires are non-vertical after 130 hours (FIG. 2D). Similarly, substrates etched for less than 30s exhibit non-vertical nanowrNo nanowire growth occurred on Si substrates that were not etched.

Photoelectrochemical Cell

5

10

15

20

25

FIG. 3 shows an example embodiment photoelectrochemical cell of the invention. Arrays 32 of vertical nanowire structures directly formed on silicon 34 are driven by absorbed light with respect to a counter electrode 36 in a tank, container or cell 38 of water 39. The photoelectrochemical cell of FIG. 3 can directly dissociate water into hydrogen and oxygen. The nanowire arrays allows improved light absorption efficiency, reduced angular dependence, improved

electron/hole separation efficiency, separated electron and hole pathway for collection to provide increased charge collection efficiency compared to planar designs.

Experimental Photovoltaic Cell

5

10

15

20

25

Experiments have demonstrated a solar cell and broad band photodetection. FIG. 4 shows a an experimental structure with InAs nanowires 40 grown on a silicon substrate 41 as described above were embedded in 600 a nm thick polymethylglutarimide (PMGI, Microchem) 42 insulating layer, and 110 nm thick indium tin oxide (ITO) 44 was deposited as a top contact to the InAs nanowires. Gold electrodes 46 were deposited at the edge of the top ITO pad and on the bottom Si substrate to ensure a good electrical contact. PMGI and ITO are nearly transparent to visible and near infrared light, allowing a significant amount of the optical excitation to reach the junction region at the nanowires/substrate interface. While not shown or tested, anti-reflection coatings on the ITO 44 should help to increase efficiency.

The heterojunctions formed at the interface between the n-type InAs nanowires and the p-type Si substrate were exploited to fabricate vertical array photodiode devices which showed an excellent rectification ratio and low reverse leakage current. Temperature-dependent current transport across the heterojunctions were studied theoretically and experimentally in the dark and under AM 1.5 illumination. When operated in photovoltaic mode, the open-circuit voltage was found to increase linearly with decreasing temperature while the energy conversion efficiency changed nonmonotonically with a maximum of 2.5% at 110 K. Modeling of the nanowire/substrate heterojunctions showed good agreement with the experimental observations, and allowed determining the conduction band offset between the InAs nanowires and Si to be 0.10-0.15 eV.

Current-voltage (I-V) characteristics were tested at various temperatures in a liquid nitrogen cryostat by a current-voltage sourcemeter

(Keithley 2410). A rectification ratio greater than 104 at ± 0.5 V bias and low reverse leakage current (~ 10 -8A) were achieved at room temperature, implying a high quality p-n junction between the n-type InAs nanowires and p-type Si substrate. A diode ideality factor about 2.4 was extracted from measured I-V data.

5

10

15

20

25

To further understand the current transport properties of this heterojunction, temperature dependent I-V curves were measured in dark and under illumination with air mass 1.5 (AM 1.5) spectrum. Data showed that at room temperature, the photocurrent at reverse bias is nearly 103 times larger than the dark current, even at a relatively small incident power intensity of 2.86 mW/cm², indicating a very strong photo response to white light. The saturated photocurrent at reverse bias is temperature independent while, at forward bias, the series resistance leads to an almost linear photocurrent increase with voltage in the higher voltage region. Unlike conventional p-n junctions, the dark current at forward bias shows only one linear portion, instead of two, when plotted on a semi-logarithmic scale, presumably due to the dominating holes current transport of the heterojunction.

The open circuit voltage *Voc* increases when temperature is reduced, and at the same time the short circuit current (*Isc*) decreases due to the reduction of thermally generated carriers. The *Voc* decreases linearly with increasing temperature, a behavior that is expected for p-n homojunction photodiodes, and that has also been previously reported for heterojunction photodiodes. The slope of *Voc* vs. temperature and intercept with the ordinate axis *Voc* are directly related to the incident light intensity and the band diagram of the heterojunction, respectively.

Independent measurements of the photovoltaic heterojunction at room temperature and under standard AM 1.5 conditions (I=100 mW/cm²) have yielded energy conversion efficiency ECE~0.76%, which is consistent with an energy conversion efficiency of ECE~0.73% obtained at room temperature but at a lower illumination intensity (2.86 mW/cm²) inside the cryostat. Interestingly,

when the temperature is reduced, the ECE increases at first, reaches a maximum of 2.5% at around T=110 K, and then slightly drops down by further lowering the temperature. The initial increase of the efficiency correlates with the increase of Voc with decreasing temperature, while its decrease at low temperature may be attributed to the poorer fill factor caused by an increase in series resistance. The ECE of the photodiode can be improved by increasing the physical fill factor of the InAs nanowires and decreasing the series resistance. Additionally, the photosensitivity to infrared light could be further enhanced by using more infrared-transparent electrodes, such as carbon nanotube networks, instead of ITO.

5

10

15

20

25

It is known that the Voc of a photodiode is limited by the built-in potential of the junction (Vbi). For the n-InAs/p-Si heterojunction photodiode, Voc reached 0.8 V at 83 K indicating a large built-in potential, therefore a relatively large valence band offset, ΔEv (Eg2+ ΔEv >qVbi), and a small conduction band offset, ΔEc (Eg1- $\Delta Ec > qVbi$). Note that in the nanowire case, the presence of 10 surface states, strain and possibly stacking faults near the junction may considerably change the band discontinuity compared to the bulk case. Six current components are possibly generated across the heterojunction under forward bias, due to electron photocurrent (11), hole emission current (12), hole current due to interface recombination (13), hole photocurrent (14), electron diffusion current (15), and electron current due to interface recombination (16), and the electron-hole recombination at the interface. The overall current of the device under illumination can be obtained by analyzing the six components and calculating the net current across the junction. Among the current components, I1, 12, 13 and 16 are the most relevant. Under white light illumination, 14 is relatively small due to the large valence band offset, smaller depletion region and much minority carrier diffusion length in heavily doped InAs nanowire compared with p-Si. Only the holes with the sufficient energy (hot holes) contribute to 14, the rest are blocked at the heterogeneous interface and recombine with the photogenerated electrons from Si. 15 is negligible compared to 12 because the electron

diffusion velocity is much smaller than the hole thermionic emission velocity in p-Si.

The magnitude of the recombination current is dominated by the number of holes that reach the heterointerface via valence band in Si as well as the density of interface states. Due to the nature of recombination, hole current *I*3 must equal to the electron current *I*6 here. Therefore the total current across the heterojunction can be assumed to be:

$$I = I_{dark} - I_{ph} \tag{1}$$

10

15

20

25

5

where *Idark=I2+I3* represents the dark current and *Iph* is the photocurrent, which is given by:

$$I_{ph} = I_1 + I_4 - I_{rec} = qG_1(A_1 - A_2)(X_1 + L_{p1}) + qG_2A_2(X_2 + L_{p2}) - I_{rec}$$
 (2)

where q is the elementary charge, G1, X1, Ln1 and G2, X2, Lp2 are the net photogeneration recombination rate per unit volume, length of depletion region and minority carrier diffusion length in p-Si and in n-InAs nanowires, respectively. A1 is the sum of all the cross-sectional areas of the depletion cylinders in Si, while A2 is the sum of all the nanowire cross-section areas (the active junction area of the device). Irec is due to the interface recombination of photogenerated electrons from Si and photogenerated holes from InAs caused by the large valence band offset. Because the Fermi level is very close to the conduction band edge of InAs, we have $EF-Ev1+qVbi\approx Eg2+\Delta Ev=Eg1-\Delta Ec$, where EF-Ev1, if not specifically coordinated, indicates the difference between the Fermi level and the valence band edge in p-Si bulk region beyond the depletion region at equilibrium. Because of the large potential barrier in the valence band, the conduction mechanism for hole current I2 is governed by thermionic emission of holes The density therefore in p-Si. current is given

by:

5

10

15

20

25

$$I_{2} = q p_{10} A_{2} \sqrt{\frac{kT}{2\pi m_{1}^{*}}} \exp\left(-\frac{qV_{bi}}{kT}\right) \left[\exp\left(\frac{qV}{kT}\right) - 1\right] = q A_{2} \sqrt{\frac{kT}{2\pi m_{1}^{*}}} N_{v1} \exp\left(-\frac{E_{g1} - \Delta E_{c}}{kT}\right) \left[\exp\left(\frac{qV}{kT}\right) - 1\right]$$
(3)

where NvI is the effective density of states in valence band of p-Si, $p_{10} = N_{v1} \exp[(E_{v1}-E_F)/kT]$ is the hole concentration in bulk p-Si region beyond the depletion region at equilibrium, m1* is the effective mass of holes, k is the Boltzmann's constant, and V is the applied voltage. The interface recombination current I3 is given by the relation:

$$I_3 = qA_2S_{\text{int}}N_{v1}\exp\left(-\frac{E_{g1} - \Delta E_c}{kT}\right)\left[\exp\left(\frac{qV}{kT}\right) - 1\right]$$
(4)

in which *Sint* is the recombination velocity at the interface, a factor that involves the density of interface states and capture cross-section, and is believed to be relatively small in the experimental device due to the high quality abrupt nanowire/substrate heterojunctions which are nearly free from interface states. Substituting Eqs. (2), (3) and (4) into Eq. (1), yield the following current-voltage relationship:

$$I = qA_2N_{vl}\left[\left(\frac{kT}{2\pi m_1^*}\right)^{1/2} + S_{int}\right] \exp\left(-\frac{E_{gl} - \Delta E_c}{kT}\right) \left[\exp\left(\frac{qV}{kT}\right) - 1\right] - 1_{ph}$$
(5)

By considering the series resistance and the ideality factor, this expression falls into the generic form proposed by Boer and Rothwalf for photovoltaic cells, in which the I-V characteristic is explained as a diode characteristic shifted by the photo-generated current $I = I_0 \langle \exp[q(V - IR_s)/\gamma kT] - 1 \rangle - I_{ph}$, where Rs is the series resistance of the system, γ the ideality factor of the diode, and

$$I_{0} = qA_{2}N_{v1}\left[\left(kT/2\pi m_{m1}^{*}\right)^{1/2} + S_{\text{int}}\right] \exp\left[-\left(E_{g1} - \Delta E_{c}\right)/kT\right] = I_{00} \exp\left[-\left(E_{g1} - \Delta E_{c}\right)/kT\right]$$

For conventional p-n diodes, the dark current plotted versus voltage in semi-logarithmic scale typically shows two linear portions: the first, characterized by a smaller slope, appears in the low voltage regime and is predominantly related to carrier recombination, while the second, with relatively larger slope, is related to carrier diffusion. The observation of a single linear portion in the present device, however, is a clear indication that only one type of carriers (holes) dominates the current transport of the heterojunction in dark. This supports the assumption that I5 << I2 due to the lack of electrons diffusing into the depletion region and therein recombining with holes. The functional dependence of Voc on temperature can be obtained by setting Eq. (5) to be zero:

$$qV_{oc} - E_{g1} - \Delta E_c + kT \ln(I_{ph} / I_{00})$$
 (6)

For simplicity, neglect the mild temperature dependence of Eg1 and $\ln(\ I_{ph}/I_{00})$, Thus eq. (6) predicts a negative linear dependence of the open-circuit voltage on temperature, which is consistent with experimental results. The value of $(Eg1-\Delta Ec)$ can be estimated by extrapolating qVoc versus T to T=0 K as the intercept with the ordinate axis. Assuming the bandgap of Si at T=0 K as 1.17 eV, the ΔEc of the heterojunction can be estimated to be ~ 0.10 - 0.15 eV. As previously mentioned, in the case of nanowires, this value is significantly lower than the conduction band offset predicted by the Anderson model for bulk InAs/Si heterojunction ($\Delta Ec=0.85$ eV). It is important to note that the conduction bandgap offset ΔEc is directly related to fundamental material properties and is assumed to be independent of the light intensity, bias voltage and the device fabrication process. This assumption is consistent with the fact that the two sets of data from different devices tested under different incident light intensity have similar intercepts at T=0 K. Eq. (6) also predicts that the slope of Voc versus T increases at higher irradiance (for higher Iph), as observed experimentally.

The photocurrent spectrum of the p-Si/n-InAs heterojunction photodiode was obtained using the conventional modulation technique, where light emitted by a halogen lamp was dispersed by a monochromator (Horiba Jobin Yvon iHR-550), modulated at a frequency of 134 Hz by a mechanical chopper (EG&G-PAR 197), and focused onto the sample; the photocurrent was measured by a lock-in amplifier (Stanford Research SR520) without bias and was corrected by the spectral intensity of light excitation. Below the Si absorption edge ($\lambda > 1,200$ nm), only the InAs nanowires contribute to the photocurrent (14), while above the Si absorption edge, both Si and InAs give their contribution (11 and 14). The photocurrent spectrum showed a minimum at around 1,200 nm, corresponding to the absorption edge of silicon. This is not fully understood, which may be attributed to the nearly depletion of carriers due to recombination when the concentration of carriers photogenerated in Si is comparable to that in InAs nanowires ($I1 \approx Irec$). Direct integration of multiple band gap absorber materials as in the present example InAs/Si heterojunction allows harvesting solar energy from the wide solar spectrum which, combined with the enhanced light absorption offered by nanowire arrays, should provide increased energy conversion efficiency of photovoltaic cells. The sensitivity to both visible and infrared light should also enable this photodiode to be used as a multispectral photodetector to detect either visible or infrared light, which more importantly, open up the opportunities for integration to CMOS technology for broadband photosensing.

5

10

15

20

25

Vertical Surround Gate FET Transistor

FIG. 5A is a schematic diagram of an example embodiment vertical transistor with a surrounding gate and gate oxide structure. A vertical nanowire, such as a core/shell nanowire 50 forms a source. The shell can be an insulating layer to islolate the source from the gate. In this example, the shell is an insulating layer of ZrO_x formed by atomic layer deposition after growth of the nanowire core. A silicon substrate 52 forms a drain. A gate, such as a gold layer 54 is formed on first surrounding gate oxide (such as silicon dioxide) 56. A second gate

oxide layer 58 is formed on the gate 54. Contact can be made separately via different levels of circuit interconnect patterns to the gate, source and drain. A tunneling transistor can be formed by introducing segmentation in the nanowire core. For example, in the area of the gate, the nanowire core can have a thin GaSb layer, where the nanowire core is InAs. Such a segmented core is shown in FIG. 5B. The core 50 includes primary InAs segments 50a and 50b and a GaSb segment 50c that serves as a tunneling barrier. FIG. 5C shows another core that can be used in a high electron mobility transistor with the basic structure of FIG. 5A. In FIG. 5C a core 60 is InAs surrounded by a layer of intrinsic InGaAs 62 and a thin heavily δ doped InGaAs layer 64. A final layer is another intrinsic InGaAs layer 66.

5

10

15

20

25

<u>Vertical FET Transistor Array Integration to CMOS</u>

FIGs. 6A and 6B are schematic diagrams of an example embodiment vertical transistor array integration to CMOS based upon vertical nanowire FETs such as shown in FIGs. 5A-5C. A silcon substrate 60 includes a CMOS integration contacts 62 and device structures (not illustrated but formed conventionally in silicon). Oxide and gate contact layers 66 are formed vertically around nanowires 68 as in FIG. 5A (but represented without detail in FIGs. 6A and 6B. A top contact layer 68 is a transparent contact, e.g. an indium tin oxide layer.

While specific embodiments of the present invention have been shown and described, it should be understood that other modifications, substitutions and alternatives are apparent to one of ordinary skill in the art. Such modifications, substitutions and alternatives can be made without departing from the spirit and scope of the invention, which should be determined from the appended claims.

Various features of the invention are set forth in the appended claims.

CLAIMS

1. A method for direct heteroepitaxial growth of vertical III-V semiconductor nanowires on a silicon substrate, the method comprising:

treating a silicon substrate to substantially completely remove native oxide, and promptly handling and placing the silicon substrate into a reaction chamber before any substantial reformation of native oxide;

5

10

15

20

25

heating the silicon substrate and having it reach thermal equilibrium at a growth temperature after a stabilization time;

providing Group III-V precursors into a chamber having the silicon substrate to establish a total flow rate of the Group III-V precursors, each with a respectively chosen molar fraction; and

allowing growth of semiconductor nanowires for a growth time.

2. The method of claim 1, further comprising:

terminating the flow of the Group III precursor after the growth time; and

retaining flow of the element V precursor until the reactor cools down.

- 3. The method of claim 1, wherein the Group III-V precursors are introduced via carrier gas into the reactor chamber and the reactor is held at a substantially constant chamber pressure.
- 4. The method of claim 1, wherein the Group III-V precursors are InAs precursors and the growth temperature is about 400-650°C.
- 5. The method of claim 1, wherein said treating comprises etching for at least about 30 seconds.
- 6. The method of claim 4, wherein the substrate is placed into the reaction chamber in about 1 hour or less after said etching.
- 7. The method of claim 1 wherein: the precursors are AsH_3 (arsine) and TMI (trimethyl-indium $(CH_3)_3In$).

8. The method of claim 1, wherein the silicon substrate comprises a (111) oriented Si wafer.

9. The method of claim 1, wherein the reaction chamber comprises a Metal-Organic Chemical Vapor Deposition (MOCVD) system equipped with a showerhead that is a Close-Coupled Showerhead.

5

10

15

20

25

- 10. The method of claim 1, wherein said treating comprises consecutively: etching using diluted Buffered Oxide Etch for about at least 30 seconds to remove the native oxide; rinsing in DI water for about 15 seconds; and drying by N₂ blow-drying.
- 11. The method of claim 1, wherein the growth time is about 5 minutes. and a cool-down temperature is about 250°C.
- 12. The method of claim 1, further comprising growing one or more shell layers around the semiconductor nanowires.
- 13. The method of claim 12, further comprising in-situ doping during one or more of growth of the semiconductor nanowires or growth of the one or more shell layers.
- 14. The method of claim 13, wherein growing one or more shell layers comprising growing a core/shell/shell quantum well structure including n-GaAs/i-GaAs/p-GaAs.
- 15. The method of claim 13, further comprising varying doping during growth to create one of an axial or radial homojunction or heterojunction.
- 16. The method of claim 12, further comprising varying alloy composition during growth to create one of an axial or radial homojunction or heterojunction.
- 17. A method for direct heteroepitaxial growth of vertical III-V semiconductor nanowires on a silicon substrate, the method comprising:

etching the silicon substrate to substantially completely remove native oxide;

promptly placing the silicon substrate in a reaction chamber;

raising the temperature of the substrate to a growth temperature;

introducing Group III-V precursors for a growth time to form semiconductor nanowires;

terminating the flow of the Group III precursor after the growth time; and

retaining flow of the element V precursor during a cool down period.

- 18. The method of claim 17, further comprising growing one or more shell layers around the semiconductor nanowires.
- 19. The method of claim 18, further comprising in-situ doping during one or more of growth of the semiconductor nanowires or growth of the one or more shell layers.

10

15

20

25

- 20. The method of claim 18, wherein growing one or more shell layers comprising growing a core/shell/shell quantum well structure including n-GaAs/i-GaAs/p-GaAs.
- 21. A vertical nanowire structure comprising an array of non-tapered Group III-V nanowires directly contacting a silicon substrate having substantially no non-vertical nanowires.
- 22. The structure of claim 21, comprising having no large base islands surrounding the nanowire root.
- 23. The structure of claim 22, wherein the Group III-V nanowires comprise InAs nanowires.
- 24. The structure of claim 21, wherein the Group III-V nanowires comprise core-shell p/n or p-i-n heterojunction group III-V nanowires.
 - 25. A photovoltaic device, comprising: a structure according to claim 24, and electrode means for receiving power from the array.
 - 26. A photoelectrochemical cell, comprising: a structure according to claim 24 disposed in water; and a counter electrode disposed in the water.

27. The structure of claim 21, further comprising a polymer layer surrounding the array of non-tapered Group III-V nanowires and transparently electrode contacting the array of non-tapered Group III-V nanowires.

28. The structure of claim 21, wherein the Group III-V nanowires comprise core-shell structures with doped cores and shells.

5

10

15

20

- 29. The structure of claim 21, wherein the Group III-V nanowires comprise a zinc blende crystal structure.
- 30. The structure of claim 21, wherein the Group III-V nanowires comprise axial heterojunctions or homojunctions.
- 31. The structure of claim 30, wherein the axial heterojunction or homojunction comprises different alloy compositions.
- 32. The structure of claim 30, wherein the axial heterojunction or homojunction comprises different doping regions.
- 33. The structure of claim 21, further comprising one or more shell layers around the Group III-V nanowires and a radial heterojunction or homojunction.
 - 34. The structure of claim 33, wherein the radial heterojunction or homojunction comprises different alloy compositions.
- 35. The structure of claim 33, wherein the radial heterojunction or homojunction comprises different doping regions.
 - 36. The structure of claim 21, wherein the Group III-V nanowires comprise InAs nanowires.
 - 37. The structure of claim 21, wherein the Group III-V nanowires comprise GaAs nanowires.
- 25 38. The structure of claim 21, wherein the Group III-V nanowires comprise core/shell/shell quantum well structures including n-GaAs/i-GaAs/p-GaAs.

39. An optoelectronic device serving as one of a photovoltaic device, a photoelectrochemical cell, a photodetector array, a light emitting diode or a laser, comprising:

a substrate;

5

10

15

20

25

an array of ordered vertical core-shell heterjunction group III-V nanowires formed on the substrate; the nanowires including multiple quantum well and superlattice structures between the p-type and n-type regions of a p/n or p-i-n core/shell junction; and

electrode means for receiving power from or providing power to the ordered array.

- 40. The device of claim 39, wherein the substrate comprises silicon and said ordered array is en epitaxial structure formed directly on the silicon substrate.
- 41. A vertical nanowire structure comprising an array of Group III-V nanowires including a core and at least one shell layer around the core, further comprising a doping or alloy composition creating one of an axial or radial homojunction or heterojunction.
- 42. A flexible vertical nanowire structure, comprising an array of Group III-V nanowires embedded in polymer.
- 43. A solar cell including a flexible nanowire structure according to claim 42, the Group III-V nanowires including axial or radial heterojunctions or homojunctions.
- 44. A display including a flexible nanowire structure according to claim 42, the Group III-V nanowires including axial or radial heterojunctions or homojunctions.
- 45. A method of forming a flexible Group III-V nanowire array structure, the method comprising:

growing Group III-V nanowires on a substrate; embedding the Group III-V nanowires in a polymer layer; and

releasing the Group III-V nanowires from the substrate.

46. The method of claim 45, wherein said step of embedding leaves tips of the nanowires exposed.


47. The method of claim 45, further comprising before said releasing, contacting tips of the Group III-V nanowires with one or more patterned metal layers.


5


10


15

- 48. The method of claim 45, further comprising backside processing of the array after said step of releasing.
 - 49. A nanowire FET transistor, comprising:
- a Group III-V nanowire source with an insulating core formed on a silicon substrate; and
- a vertical stack of gate oxide and gate layers surrounding said nanowire source.
- 50. The transistor of claim 49, wherein the nanowire comprises an axially segmented nanowire with a tunneling barrier segment.
 - 51. The transistor of claim 49, wherein the nanowire comprises a core/multi-shell nanowire with intrinsic and doped layers arranged for high electron mobility.
- 52. An array of transistors according to claim 49, wherein the silicon substrate comprises a CMOS integrated circuit.











<u>-၂</u>G. 3








FIG. 5B




FIG. 5C

